## Single/Dual Digital Potentiometer with SPI ${ }^{\text {TM }}$ Interface

## FEATURES

- 256 taps for each potentiometer
- Potentiometer values for $10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$
- Single and dual versions
- SPI serial interface (mode 0,0 and 1,1)
- +/- 1 LSB max INL \& DNL
- Low power CMOS technology
- $1 \mu \mathrm{~A}$ maximum supply current in static operation
- Multiple devices can be daisy-chained together (MCP42XXX only)
- Shutdown feature open circuits of all resistors for maximum power savings
- Hardware shutdown pin available on MCP42XXX only
- Single supply operation $(2.7 \mathrm{~V}-5.5 \mathrm{~V})$
- Industrial temperature range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$


## DESCRIPTION

The MCP41XXX and MCP42XXX devices are 256 position digital potentiometers available in $10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$, and $100 \mathrm{k} \Omega$ resistance versions. The MCP41XXX is a single channel device and is offered in an 8-pin PDIP or SOIC package. The MCP42XXX contains two independent channels in a 14-pin PDIP, SOIC, or TSSOP package. The wiper position of the MCP41XXX/42XXX varies linearly and is controlled via an industry-standard SPI interface. The devices consume $<1 \mu \mathrm{~A}$ during static operation. A software shutdown feature is provided that disconnects the "A" terminal from the resistor stack and simultaneously connects the wiper to the "B" terminal. In addition, the dual MCP42XXX has a SHDN pin that performs the same function in hardware. During the shutdown mode, the contents of the wiper register can be changed and the potentiometer returns from shutdown to the new value. The wiper is reset to the mid-scale position, 80h, upon power-up. The $\overline{\mathrm{RS}}$ (reset) pin implements a hardware reset and also returns the wiper to mid-scale. The MCP42XXX SPI interface includes both the SI and SO pins, allowing daisy-chaining of multiple devices. Channel-to-channel resistance matching on the MCP42XXX varies by less than $1 \%$. These devices operate from a single 2.7 5.5 V supply and are specified over the extended industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

PACKAGE TYPES



NOTE: Potentiometer P1 is only available on the dual MCP42XXX version.

### 1.0 ELECTRICAL CHARACTERISTICS

## DC CHARACTERISTICS:10K $\Omega$ VERSION

| All parameters apply across the specified operating ranges unless noted. | Industrial (I): $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V} \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Note 8) <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNITS | CONDITIONS |
| Rheostat Mode |  |  |  |  |  |  |
| Nominal Resistance | R | 8 | 10 | 12 | k $\Omega$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (Note 1) |
| Rheostat Differential Non Linearity | R-DNL | -1 | $\pm 1 / 4$ | +1 | LSB | Note 2 |
| Rheostat Integral Non Linearity | R-INL | -1 | $\pm 1 / 4$ | +1 | LSB | Note 2 |
| Rheostat Tempco | $\Delta \mathrm{R}_{\mathrm{AB}} / \Delta \mathrm{T}$ | - | 800 | - | ppm/ ${ }^{\circ} \mathrm{C}$ |  |
| Wiper Resistance | $\mathrm{R}_{\mathrm{W}}$ | - | 52 | 100 | $\Omega$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=1 \mathrm{~mA}$, code 00h |
|  | $\mathrm{R}_{\mathrm{W}}$ | - | 73 | 125 | $\Omega$ | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=1 \mathrm{~mA}$, code 00 h |
| Wiper Current | $I_{\text {w }}$ | -1 | - | +1 | mA |  |
| Nominal Resistance Match | $\Delta \mathrm{R} / \mathrm{R}$ | - | 0.2 | 1 | \% | MCP42010 only, P0 to P1; $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| Potentiometer Divider |  |  |  |  |  |  |
| Resolution | N | 8 | - | - | Bits |  |
| Monotonicity | N | 8 | - | - | Bits |  |
| Differential Non Linearity | DNL | -1 | $\pm 1 / 4$ | +1 | LSB | Note 3 |
| Integral Non Linearity | INL | -1 | $\pm 1 / 4$ | +1 | LSB | Note 3 |
| Voltage Divider Iempco (Variation between both halves of the voltage divider) | $\Delta \mathrm{V}^{\text {W }} / \Delta \mathrm{T}$ | - | 1 | - | ppm $/{ }^{\circ} \mathrm{C}$ | Code 80h |
| Full Scale Error | $\mathrm{V}_{\text {WFSE }}$ | -2 | -0.7 | 0 | LSB | Code FFh, $\mathrm{V}_{\text {DD }}=5 \mathrm{~V}$ (Note 9) |
|  | $\mathrm{V}_{\text {WFSE }}$ | -2 | -0.7 | 0 | LSB | Code FFh, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ (Note 9) |
| Zero Scale Error | $\mathrm{V}_{\text {WZSE }}$ | 0 | +0.7 | +2 | LSB | Code 00h, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ (Note 9) |
|  | $\mathrm{V}_{\text {WZSE }}$ | 0 | +0.7 | +2 | LSB | Code 00h, $\mathrm{V}_{\text {DD }}=3 \mathrm{~V}$ (Note 9) |
| Resistor Terminals |  |  |  |  |  |  |
| Voltage Range | $\mathrm{V}_{\mathrm{A}, \mathrm{B}, \mathrm{W}}$ | 0 | - | $\mathrm{V}_{\mathrm{DD}}$ |  | Note 4 |
| Capacitance (CA or Cb) |  | - | 15 | - | pF | $\mathrm{f}=1 \mathrm{MHz}$, Code $=80 \mathrm{~h}$, see Figure 2-30 for test circuit |
| Capacitance (Cw) |  | - | 5.6 | - | pF | $\mathrm{f}=1 \mathrm{MHz}$, Code $=80 \mathrm{~h}$, see Figure 2-30 for test circuit |
| Dynamic Characteristics (Note 6) |  |  |  |  |  |  |
| Bandwidth -3dB | BW | - | 1 | - | MHz | $V_{B}=0 \mathrm{~V}$, Measured at Code 80h, Output Load $=30 \mathrm{PF}$ |
| Settling Time | ts | - | 2 | - | $\mu \mathrm{S}$ | $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V}, \pm 1 \%$ Error Band, Transition from Code 00h to Code 80h, Output Load $=30 \mathrm{pF}$ |
| Resistor Noise Voltage | $\mathrm{e}_{\text {NWB }}$ | - | 9 | - | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ | $\mathrm{V}_{\mathrm{A}}=$ Open, Code 80h, $\mathrm{f}=1 \mathrm{kHz}$ |
| Crosstalk | $\mathrm{C}_{\text {T }}$ | - | -95 | - | dB | $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V}$ (Note 5) |
| Digital Inputs/Outputs ('̄5, SCK, SI, SO) Note 10 |  |  |  |  |  |  |
| Schmitt Trigger High Level Input Voltage <br> (All digital input pins) | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V |  |
| Schmitt Irigger Low Level Input Voltage <br> (All digital input pins) | $\mathrm{V}_{\text {IL }}$ | - | - | $0.3 \mathrm{~V}_{\text {DD }}$ | V |  |
| Hysteresis of Schmitt Trigger Inputs | $\mathrm{V}_{\mathrm{HYS}}$ | - | $0.05 \mathrm{~V}_{\text {DD }}$ | - |  |  |
| Low Level Output Voltage | $\mathrm{V}_{\text {OL }}$ |  | - | 0.40 | V | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ |
| High Level Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}-0.5$ | - | - | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ |
| Input Leakage Current | $\mathrm{l}_{\mathrm{L}}$ | -1 | - | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{C S}=V_{D D}, V_{I N}=V_{S S} \text { or } V_{D D}, \\ & \text { includes } V_{A} \text { while } \widehat{S H D N}=0 \end{aligned}$ |
| Pin Capacitance (All inputs/outputs) | $\mathrm{C}_{\text {IN }}, \mathrm{C}_{\text {OUT }}$ | - | 10 | - | pF | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}$ |
| Power Requirements |  |  |  |  |  |  |
| Operating Voltage Range | $\mathrm{V}_{\mathrm{DD}}$ | 2.7 | - | 5.5 | V | $\checkmark$ - |
| Supply Current, Active | IDDA | - | 340 | 500 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{SS}}, \mathrm{f}_{\mathrm{SCK}}=10 \mathrm{MHz}$, SO = Open, Code FFh (Note 7) |
| Supply Current, Static | $\mathrm{I}_{\text {DDS }}$ | - | 0.01 | 1 | $\mu \mathrm{A}$ | $\overline{\mathrm{CS}}, \overline{\mathrm{SHDN}}, \overline{\mathrm{RS}}=\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{SO}=$ Open (Note 7) |
| Power Supply Sensitivity | PSS | - | 0.0015 | 0.0035 | \%/\% | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}-5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=4.5 \mathrm{~V}$, Code 80h |
|  | PSS | - | 0.0015 | 0.0035 | \%/\% | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}-3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=2.7 \mathrm{~V}$, Code 80 h |

Note 1: $V_{A B}=V_{D D}$, no connection on wiper.
2: Rheostat position non linearity R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from the ideal between successive tap positions. $I_{W}=50 \mu \mathrm{~A}$ for $\mathrm{V}_{D D}=3 \mathrm{~V}$ and $\mathrm{I}_{\mathrm{W}}=400 \mu \mathrm{~A}$ for $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ for $10 \mathrm{k} \Omega$ version. See Figure 2-26 for test circuit.
3: $\quad I N L$ and $D N L$ are measured at $V_{W}$ with the device configured in the voltage divider or potentiometer mode. $V_{A}=V_{D D}$ and $V_{B}=0 V$. $D N L$ specification limits of $\pm 1$ LSB max are specified monotonic operating conditions. See Figure $2-25$ for test circuit.
4: Resistor terminals $\mathrm{A}, \mathrm{B}$ and W have no restrictions on polarity with respect to each other. Full scale and zero scale error were measured using Figure 2-25.
5: Measured at $\mathrm{V}_{\mathrm{w}}$ pin where the voltage on the adjacent $\mathrm{V}_{\mathrm{W}}$ pin is swinging full scale.
6: All dynamic characteristics use $V_{D D}=5 \mathrm{~V}$.
7: Supply current is independent of current through the potentiometers.
8: TSSOP devices are only specified at $25^{\circ} \mathrm{C}$ and $85^{\circ} \mathrm{C}$.
9: See Figure 2-25 for test circuit.
10: See Figure 2-12 for $\overline{\mathrm{RS}}$ and $\overline{\text { SHDN }}$ pin operation.

DC CHARACTERISTICS: $50 \mathrm{~K} \Omega$ VERSION

| All parameters apply across the specified operating ranges unless noted. | Industrial (1): $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V} \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Note 8) <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNITS | CONDITIONS |
| Rheostat Mode |  |  |  |  |  |  |
| Nominal Resistance | R | 35 | 50 | 65 | k $\Omega$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (Note 1) |
| Rheostat Differential Non Linearity | R-DNL | -1 | $\pm 1 / 4$ | +1 | LSB | Note 2 |
| Rheostat Integral Non Linearity | R-INL | -1 | $\pm 1 / 4$ | +1 | LSB | Note 2 |
| Rheostat Tempco | $\Delta \mathrm{R}_{\mathrm{AB}} / \Delta \mathrm{T}$ | - | 800 | - | ppm $/{ }^{\circ} \mathrm{C}$ |  |
| Wiper Resistance | $\mathrm{R}_{\mathrm{W}}$ | - | 125 | 175 | $\Omega$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=1 \mathrm{~mA}$, code 00 h |
|  | $\mathrm{R}_{\mathrm{W}}$ | - | 175 | 250 | $\Omega$ | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=1 \mathrm{~mA}$, code 00 h |
| Wiper Current | $I_{\text {w }}$ | -1 | - | +1 | mA |  |
| Nominal Resistance Match | $\Delta \mathrm{R} / \mathrm{R}$ | - | 0.2 | 1 | \% | MCP42050 only, P0 to P1; $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| Potentiometer Divider |  |  |  |  |  |  |
| Resolution | N | 8 | - | - | Bits |  |
| Monotonicity | N | 8 | - | - | Bits |  |
| Differential Non Linearity | DNL | -1 | $\pm 1 / 4$ | +1 | LSB | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ (Note 3) |
| Integral Non Linearity | INL | -1 | $\pm 1 / 4$ | +1 | LSB | Note 3 |
| Voltage Divider Tempco (Variation between both halves of the voltage divider) | $\Delta \mathrm{V}_{\mathrm{W}} / \Delta \mathrm{T}$ | - | 1 | - | ppm $/{ }^{\circ} \mathrm{C}$ | Code 80h |
| Full Scale Error | $\mathrm{V}_{\text {WFSE }}$ | -1 | -0.25 | 0 | LSB | Code FFh, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ (Note 9) |
|  | $\mathrm{V}_{\text {WFSE }}$ | -1 | -0.35 | 0 | LSB | Code FFh, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ (Note 9) |
| Zero Scale Error | $V_{\text {WZSE }}$ | 0 | +0.25 | +1 | LSB | Code 00h, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ (Note 9) |
|  | $\mathrm{V}_{\text {WZSE }}$ | 0 | +0.35 | +1 | LSB | Code 00h, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ (Note 9) |
| Resistor Terminals |  |  |  |  |  |  |
| Voltage Range | $\mathrm{V}_{\mathrm{A}, \mathrm{B}, \mathrm{W}}$ | 0 | - | $V_{D D}$ |  | Note 4 |
| Capacitance (CA or CB) |  | - | 11 | - | pF | $\mathrm{f}=1 \mathrm{MHz}$, Code $=80 \mathrm{~h}$, see Figure $2-30$ for test circuit |
| Capacitance (Cw) |  | - | 5.6 | - | pF | $\mathrm{f}=1 \mathrm{MHz}$, Code $=80 \mathrm{~h}$, see Figure 2-30 for test circuit |
| Dynamic Characteristics (Note 6) |  |  |  |  |  |  |
| Bandwidth -3dB | BW | - | 280 | - | kHz | $V_{B}=0 \mathrm{~V}$, Measured at Code 80h, Output Load $=30 \mathrm{PF}$ |
| Settling Time | $t_{s}$ | - | 8 | - | $\mu \mathrm{S}$ | $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V}, \pm 1 \%$ Error Band, Transition from Code 00h to Code 80h, Output Load = 30pF |
| Resistor Noise Voltage | $\mathrm{e}_{\text {NWB }}$ | - | 20 | - | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ | $\mathrm{V}_{\mathrm{A}}=$ Open, Code 80h, $\mathrm{f}=1 \mathrm{kHz}$ |
| Crosstalk | $\mathrm{C}_{\text {T }}$ | - | -95 | - | dB | $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V}$ (Note 5) |
| Digital Inputs/Outputs (CS, SCK, SI, SO) Note 10 |  |  |  |  |  |  |
| Schmitt Trigger High Level Input Voltage (All digital input pins) | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \mathrm{~V}_{\text {DD }}$ | - | - | V |  |
| Schmitt Irigger Low Lever Input Voltage (All digital input pins) | $\mathrm{V}_{\text {IL }}$ | - | - | $0.3 \mathrm{~V}_{\text {DD }}$ | V |  |
| Hysteresis of Schmitt Trigger Inputs | $\mathrm{V}_{\mathrm{HYS}}$ | - | $0.05 \mathrm{~V}_{\text {DD }}$ | - |  |  |
| Low Level Output Voltage | $\mathrm{V}_{\text {OL }}$ | - | - | 0.40 | V | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ |
| High Level Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\mathrm{DD}}-0.5$ | - | - | V | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ |
| Input Leakage Current | ${ }_{\text {LI }}$ | -1 | - | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & \overline{C S}=V_{D D}, V_{I N}=V_{S S} \text { or } V_{D D}, \\ & \text { includes } V_{A} \text { while } S H D N=0 \end{aligned}$ |
| Pin Capacitance (All inputs/outputs) | $\mathrm{C}_{\text {IN }}, \mathrm{C}_{\text {OUT }}$ | - | 10 | - | pF | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}$ |
| Power Requirements |  |  |  |  |  |  |
| Operating Voltage Range | $V_{D D}$ | 2.7 | - | 5.5 | $\checkmark$ | - |
| Supply Current, Active | IDDA | - | 340 | 500 | $\mu \mathrm{A}$ | $V_{D D}=5.5 \mathrm{~V}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{SS}}, \mathrm{f}_{\mathrm{SCK}}=10 \mathrm{MHz}$, <br> SO = Open, Code FFh (Note 7) |
| Supply Current, Static | IDDS | - | 0.01 | 1 | $\mu \mathrm{A}$ | $\overline{\mathrm{CS}}, \overline{\mathrm{SHDN}}, \overline{\mathrm{RS}}=\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{SO}=$ Open (Note 7) |
| Power Supply Sensitivity | PSS | - | 0.0015 | 0.0035 | \%/\% | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}-5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=4.5 \mathrm{~V}$, Code 80h |
|  | PSS | - | 0.0015 | 0.0035 | \%/\% | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}-3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=2.7 \mathrm{~V}$, Code 80h |

Note 1: $V_{A B}=V_{D D}$, no connection on wiper.
2: Rheostat position non linearity $\mathrm{R}-\mathrm{INL}$ is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from the ideal between successive tap positions. $\mathrm{I}_{\mathrm{W}}=\mathrm{V}_{\mathrm{DD}} / \mathrm{R}$ for +3 V or +5 V for the $50 \mathrm{k} \Omega$ version. See Figure 2-26 for test circuit.
3: $I N L$ and $D N L$ are measured at $V_{W}$ with the device configured in the voltage divider or potentiometer mode. $V_{A}=V_{D D}$ and $V_{B}=0 V$. $D N L$ specification limits of $\pm 1$ LSB max are specified monotonic operating conditions. See Figure 2-25 for test circuit.
4: Resistor terminals A,B and W have no restrictions on polarity with respect to each other. Full scale and zero scale error were measured using Figure 2-25.
5: Measured at $\mathrm{V}_{\mathrm{W}}$ pin where the voltage on the adjacent $\mathrm{V}_{\mathrm{W}}$ pin is swinging full scale.
6: All dynamic characteristics use $V_{D D}=5 \mathrm{~V}$.
7: Supply current is independent of current through the potentiometers.
8: TSSOP devices are only specified at $25^{\circ} \mathrm{C}$ and $85^{\circ} \mathrm{C}$.
9: See Figure 2-25 for test circuit.
10: See Figure 2-12 for $\overline{\mathrm{RS}}$ and $\overline{\mathrm{SHDN}}$ pin operation.

## DC CHARACTERISTICS OF 100K $\Omega$ VERSION

| All parameters apply across the specified operating ranges unless noted. | Industrial (I): $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V} \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (Note 8) <br> Typical specifications represent values for $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNITS | CONDITIONS |
| Rheostat Mode |  |  |  |  |  |  |
| Nominal Resistance | R | 70 | 100 | 130 | k $\Omega$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (Note 1) |
| Rheostat Differential Non Linearity | R-DNL | -1 | $\pm 1 / 4$ | +1 | LSB | Note 2 |
| Rheostat Integral Non Linearity | R-INL | -1 | $\pm 1 / 4$ | +1 | LSB | Note 2 |
| Rheostat Tempco | $\Delta \mathrm{R}_{\mathrm{AB}} / \Delta \mathrm{T}$ | - | 800 | - | ppm $/{ }^{\circ} \mathrm{C}$ |  |
| Wiper Resistance | $\mathrm{R}_{\mathrm{W}}$ | - | 125 | 175 | $\Omega$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=1 \mathrm{~mA}$, code 00h |
|  | $\mathrm{R}_{\mathrm{W}}$ | - | 175 | 250 | $\Omega$ | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{I}_{\mathrm{W}}=1 \mathrm{~mA}$, code 00 h |
| Wiper Current | IW | -1 | - | +1 | mA | - |
| Nominal Resistance Match | $\Delta R / R$ | - | 0.2 | 1 | \% | MCP42100 only, P0 to P1; $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |
| Potentiometer Divider |  |  |  |  |  |  |
| Resolution | N | 8 | - | - | Bits |  |
| Monotonicity | N | 8 | - | - | Bits |  |
| Differential Non Linearity | DNL | -1 | $\pm 1 / 4$ | +1 | LSB | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ (Note 3) |
| Integral Non Linearity | INL | -1 | $\pm 1 / 4$ | +1 | LSB | Note 3 |
| Voltage Divider Tempco (Variation between both halves of the voltage divider) | $\Delta \mathrm{V}_{\mathrm{W}} / \Delta \mathrm{T}$ | - | 1 | - | ppm $/{ }^{\circ} \mathrm{C}$ | Code 80h |
| Full Scale Error | $\mathrm{V}_{\text {WFSE }}$ | -1 | -0.25 | 0 | LSB | Code FFh, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ (Note 9) |
|  | $V_{\text {WFSE }}$ | -1 | -0.35 | 0 | LSB | Code FFh, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ (Note 9) |
| Zero Scale Error | $\mathrm{V}_{\text {WZSE }}$ | 0 | +0.25 | +1 | LSB | Code 00h, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ (Note 9) |
|  | $\mathrm{V}_{\text {WZSE }}$ | 0 | $+0.35$ | +1 | LSB | Code 00h, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ (Note 9) |
| Resistor Terminals |  |  |  |  |  |  |
| Voltage Range | $\mathrm{V}_{\text {A,B, }}$ | 0 | - | $V_{D D}$ |  | Note 4 |
| Capacitance ( CA or CB ) |  | - | 11 | - | pF | $\mathrm{f}=1 \mathrm{MHz}$, Code $=80 \mathrm{~h}$, see Figure 2-30 for test cir- |
| Capacitance (Cw) |  | - | 5.6 | - | pF | $\mathrm{f}=1 \mathrm{MHz}$, Code $=80 \mathrm{~h}$, see Figure 2-30 tor test circuit |
| Dynamic Characteristics (Note 6) |  |  |  |  |  |  |
| Bandwidth -3dB | BW | - | 145 | - | kHz | $V_{B}=0 \mathrm{~V}$, Measured at Code 80h, Output Load $=30 \mathrm{PF}$ |
| Settling Time | $t_{s}$ | - | 18 | - | $\mu \mathrm{S}$ | $V_{A}=V_{D D}, V_{B}=0 \mathrm{~V}, \pm 1 \%$ Error Band, Transition from Code 00h to Code 80h, Output Load $=30 \mathrm{pF}$ |
| Resistor Noise Voltage | $\mathrm{e}_{\text {NWB }}$ | - | 29 | - | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ | $\mathrm{V}_{\mathrm{A}}=$ Open, Code 80h, $\mathrm{f}=1 \mathrm{kHz}$ |
| Crosstalk | $\mathrm{C}_{\text {T }}$ | - | -95 | - | dB | $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V}$ (Note 5) |
| Digital Inputs/Outputs ( $\overline{\mathbf{C S}}, \mathbf{S C K}, \mathrm{SI}, \mathrm{SO}$ ) Note 10 |  |  |  |  |  |  |
| Schmitt Trigger High Level/mput Voltage (All <br> digital input pins) <br> Sill | $\mathrm{V}_{\mathrm{IH}}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V |  |
| Schmitt Trigger Low Level/nput Voltage (All digital input pins) | $\mathrm{V}_{\text {IL }}$ | - | - | $0.3 \mathrm{~V}_{\text {DD }}$ | V |  |
| Hysteresis of Schmitt Trigger Inputs | $\mathrm{V}_{\mathrm{HYS}}$ | - | $0.05 \mathrm{~V}_{\mathrm{DD}}$ | - |  |  |
| Low Level Output Voltage | $\mathrm{V}_{\text {OL }}$ | - | - | 0.40 | V | $\mathrm{I}_{\mathrm{OL}}=2.1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ |
| High Level Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $V_{D D}-0.5$ | - | - | V | $\underline{\mathrm{I}_{\mathrm{OH}}}=-400 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ |
| Input Leakage Current | $\mathrm{I}_{\mathrm{LI}}$ | -1 | - | 1 | $\mu \mathrm{A}$ | $\begin{aligned} & \text { CS }=V_{D D}, V_{\text {IN }}=V_{\text {SS }} \text { or } V_{D D}, \\ & \text { includes } V_{A} \text { while SHDN }=0 \end{aligned}$ |
| Pin Capacitance (All inputs/outputs) | $\mathrm{C}_{\text {IN }}, \mathrm{C}_{\text {OUT }}$ | - | 10 | - | pF | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{C}}=1 \mathrm{MHz}$ |
| Power Requirements |  |  |  |  |  |  |
| Operating Voltage Range | $V_{D D}$ | 2.7 | - | 5.5 | V |  |
| Supply Current, Active | IDDA | - | 340 | 500 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{SS}}, \mathrm{f}_{\mathrm{SCK}}=10 \mathrm{MHz}$, <br> $\mathrm{SO}=$ Open, Code FFh (Note 7) |
| Supply Current, Static | IDDS | - | 0.01 | 1 | $\mu \mathrm{A}$ | $\overline{\mathrm{CS}}, \overline{\mathrm{SHDN}}, \overline{\mathrm{RS}}=\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{SO}=$ Open (Note 7) |
| Power Supply Sensitivity | PSS | - | 0.0015 | 0.0035 | \%/\% | $\mathrm{V}_{\mathrm{DD}}=4.5 \mathrm{~V}-5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=4.5 \mathrm{~V}$ Code 80 h |
|  | PSS | - | 0.0015 | 0.0035 | \%/\% | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}-3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=2.7 \mathrm{~V}$ Code 80 h |
| Note 1: $\mathrm{V}_{\mathrm{AB}}=\mathrm{V}_{\mathrm{DD}}$, no connection on |  |  |  |  |  |  |

[^0] wiper positions. R-DNL measures the relative step change from the ideal between successive tap positions. $I_{W}=V_{D D} / R$ for +3 V or +5 V for the $100 \mathrm{k} \Omega$ version. See Figure 2-26 for test circuit.
3: $I N L$ and $D N L$ are measured at $V_{W}$ with the device configured in the voltage divider or potentiometer mode. $V_{A}=V_{D D}$ and $V_{B}=0 V$. $D N L$ specification limits of $\pm 1$ LSB max are specified monotonic operating conditions. See Figure 2-25 for test circuit.
4: Resistor terminals $A, B$ and $W$ have no restrictions on polarity with respect to each other. Full scale and zero scale error were measured using Figure 2-25.
5: Measured at $\mathrm{V}_{\mathrm{W}}$ pin where the voltage on the adjacent $\mathrm{V}_{\mathrm{W}}$ pin is swinging full scale.
6: All dynamic characteristics use $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$.
7: Supply current is independent of current through the potentiometers.
8: TSSOP devices are only specified at $25^{\circ} \mathrm{C}$ and $85^{\circ} \mathrm{C}$
9: See Figure 2-25 for test circuit.
10: See Figure 2-12 for $\overline{\mathrm{RS}}$ and SHDN pin operation.

## ELECTRICAL CHARACTERISTICS (CONTINUED)

## Maximum Ratings*

$V_{D D}$
All inputs and outputs w.r.t. $\mathrm{V}_{\mathrm{SS}} \ldots . . . .-0.6 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+1.0 \mathrm{~V}$
Storage temperature $\qquad$ $-60^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient temp. with power applied.....$-60^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
ESD protection on all pins $\qquad$ $\geq 2 \mathrm{kV}$
*Notice: Stresses above those listed under "maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## AC TIMING CHARACTERISTICS

| All parameters apply across the specified operating ranges unless otherwise noted. | Industrial (1): $\mathrm{V}_{\mathrm{DD}}=+2.7 \mathrm{~V}$ to $5.5 \mathrm{~V} \mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNITS | CONDITIONS |
| Clock Frequency | $\mathrm{F}_{\text {CLK }}$ | - | - | 10 | MHz | $\mathrm{V}_{\text {DD }}=5 \mathrm{~V}$ (Note 1) |
| Clock High Time | $\mathrm{t}_{\mathrm{HI}}$ | 40 | - | - | ns |  |
| Clock Low Time | tio | 40 | - | - | ns |  |
| $\overline{\overline{C S}}$ Fall to First Rising CLK Edge | $\mathrm{t}_{\text {CSSR }}$ | 40 | - | - | ns |  |
| Data Input Setup Time | $t_{\text {SU }}$ | 40 | - | - | ns |  |
| Data Input Hold Time | $\mathrm{t}_{\mathrm{HD}}$ | 10 | - | - | ns |  |
| SCK Fall to SO Valid Propagation Delay | $\mathrm{t}_{\mathrm{DO}}$ | - | - | 80 | ns | $\mathrm{CL}=30 \mathrm{pF}$ (Note 2) |
| SCK Rise to $\overline{\mathrm{CS}}$ Rise Hold Time | $\mathrm{t}_{\mathrm{CHS}}$ | 30 | - | - | ns |  |
| SCK Rise to $\overline{\mathrm{CS}}$ Fall Delay | $\mathrm{t}_{\mathrm{CSO}}$ | 10 | - | - | ns |  |
| $\overline{\mathrm{CS}}$ Rise to CLK Rise Hold | $\mathrm{t}_{\mathrm{CS} 1}$ | 100 | - | - | ns |  |
| $\overline{\text { CS High Time }}$ | ${ }_{\text {t }}$ | 40 | - | - | ns |  |
| Reset Pulse Width | $\mathrm{t}_{\mathrm{RS}}$ | 150 | - | - | ns | Note 2 |
| $\overline{\mathrm{RS}}$ Rising to $\overline{\mathrm{CS}}$ Falling Delay Time | $\mathrm{t}_{\mathrm{RSCS}}$ | 150 | - | - | ns | Note 2 |
| $\overline{\mathrm{CS}}$ rising to $\overline{\mathrm{RS}}$ or $\overline{\mathrm{SHDN}}$ falling delay time | $\mathrm{t}_{\text {SE }}$ | 40 | - | - | ns | Note 3 |
| $\overline{\mathrm{CS}}$ low time | $\mathrm{t}_{\text {CSL }}$ | 100 | - | - | ns | Note 3 |
| Shutdown Pulse Width | ${ }_{\text {t }}$ | 150 | - | - | ns | Note 3 |

Note 1: When using the device in the daisy chain configuration, max. clock frequency is determined by a combination of propagation delay time ( $\mathrm{t}_{\mathrm{DO}}$ ) and data input setup time ( $\mathrm{t}_{\mathrm{SU}}$ ). Max. clock frequency is therefore $\sim 5.8 \mathrm{MHz}$ based on SCK rise and fall times of $5 \mathrm{~ns}, \mathrm{t}_{\mathrm{HI}}=40 \mathrm{~ns}, \mathrm{t}_{\mathrm{DO}}=80 \mathrm{~ns}$ and $\mathrm{t}_{\mathrm{Su}}=40 \mathrm{~ns}$.
Note 2: Applies only to the MCP42XXX devices.
Note 3: Applies only when using hardware pins to exit software shutdown mode, MCP42XXX only.

## MCP41XXX/42XXX



Figure 1-1: Detailed Serial interface Timing


Figure 1-2: Reset Timing


Figure 1-3: Software Shutdown Exit Timing

## MCP41XXX/42XXX

### 2.0 TYPICAL PERFORMANCE CURVES

Note: Unless otherwise indicated, curve represents $10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$, and $100 \mathrm{k} \Omega$ devices,

$$
\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{~V}_{\mathrm{B}}=0 \mathrm{~V} .
$$



Figure 2-1: $\quad$ Normalized Wiper to End Terminal Resistance vs. Code


Figure 2-2: Potentiometer INL Error vs. Code


Figure 2-4: Nominal Resistance $10 \mathrm{k} \Omega$ vs. Temperature

Figure 2-5: Nominal Resistance $50 \mathrm{k} \Omega$ vs. Temperature


Figure 2-3: Potentiometer Mode Tempco vs. Code


Figure 2-6: Nominal Resistance 100k $\Omega$ vs. Temperature

## MCP41XXX/42XXX

Note: Unless otherwise indicated, curve represents $10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$, and $100 \mathrm{k} \Omega$ devices,
$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V}$.


Figure 2-7:

Figure 2-8: Rheostat Mode Tempco vs. Code


Figure 2-10: Active Supply Current vs. Temperature


Figure 2-11: Active Supply Current vs. Clock Frequency


Figure 2-12: Reset \& Shutdown Pins Current vs. Voltage

## MCP41XXX/42XXX

Note: Unless otherwise indicated, curve represents $10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$, and $100 \mathrm{k} \Omega$ devices,
$V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V}$.


Figure 2-16: Full Scale Settling Time


Figure 2-17: Digital Feedthrough vs. Time


Figure 2-13: $10 k \Omega$ Device Wiper Resistance Histogram


Figure 2-14: $50 k \Omega, \quad 100 k \Omega \quad$ Device Wiper
Resistance Histogram


Figure 2-15: One Position Settling Time


Figure 2-18: Gain vs. Frequency for $10 k \Omega$ Potentiometer

## MCP41XXX/42XXX

Note: Unless otherwise indicated, curve represents $10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$, and $100 \mathrm{k} \Omega$ devices,
$V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V}$.


Figure 2-20: Gain vs. Frequency for $100 \mathrm{k} \Omega$
Potentiometer


Figure 2-21: -3 dB Bandwidths


Figure 2-22: Power Supply Rejection Ratio vs. Frequency


Figure 2-23: $10 \mathrm{k} \Omega$ Wiper Resistance vs. Voltage


Figure 2-24: $50 k \Omega$ \& 100k $\Omega$ Wiper Resistance vs. Voltage

### 2.1 Parametric Test Circuits



Figure 2-25: Potentiometer Divider Non-Linearity Error Test Circuit (DNL, INL)


Figure 2-26: Resistor Position Non-Linearity Error Test Circuit (Rheostat operation DNL, INL)


Figure 2-30: Capacitance Test Circuit

### 3.0 PIN DESCRIPTIONS

## PA0, PA1

Potentiometer Terminal A Connection.

## PB0, PB1

Potentiometer Terminal B Connection.

## PW0, PW1

Potentiometer Wiper Connection.

## $\overline{\mathbf{C S}}$ Chip Select

This is the SPI port chip select pin and is used to execute a new command after it has been loaded into the shift register. This pin has a Schmitt Trigger input.

## SCK Serial Clock

This is the SPI port clock pin and is used to clock in new register data. Data is clocked into the SI pin on the rising edge of the clock and out the SO pin on the falling edge of the clock. This pin is gated to the $\overline{\mathrm{CS}}$ pin, i.e., the device will not draw any more current if the SCK pin is toggling when the $\overline{C S}$ pin is high. This pin has a Schmitt Trigger input.

## SI Serial Data Input

This is the SPI port serial data input pin. The command and data bytes are clocked into the shift register using this pin. This pin is gated to the $\overline{\mathrm{CS}}$ pin, i.e., the device will not draw any more current if the SI pin is toggling when the $\overline{\mathrm{CS}}$ pin is high. This pin has a Schmitt Trigger input.

## SO Serial Data Output (MCP42XXX devices only)

This is the SPI port serial data output pin used for daisy chaining more than one device. Data is clocked out of the SO pin on the falling edge of clock. This is a pushpull output and does not go to a high impedance state when $\overline{\mathrm{CS}}$ is high. It will drive a logic low when $\overline{\mathrm{CS}}$ is high.

## $\overline{\mathrm{RS}}$ Reset (MCP42XXX devices only)

The Reset pin will set all potentiometers to mid-scale (Code 80h) if this pin is brought low for at least 150 ns . This pin should not be toggled low when the $\overline{C S}$ pin is low. It is possible to toggle this pin when the $\overline{\text { SHDN }}$ pin is low. In order to minimize power consumption, this pin has an active pull-up circuit. The performance of this circuit is shown in Figure 2-12. This pin will draw negligible current at logic level 0 and logic level 1.

## SHDN Shutdown (MCP42XXX devices only)

The Shutdown pin has a Schmit Trigger input. Pulling this pin low will put the device in a power saving mode where A terminal is opened and the B and W terminals are connected for all potentiometers. This pin should not be toggled low when the $\overline{\mathrm{CS}}$ pin is low. In order to minimize power consumption, this pin has an active pull-up circuit. The performance of this circuit is shown in Figure 2-12. This pin will draw negligible current at logic level 0 and logic level 1.

| MCP41XXX PINS |  |  |
| :---: | :---: | :---: |
| PIN | NAME | FUNCTION |
| 1 | CS | Chip Select |
| 2 | SCK | Serial Clock |
| 3 | SI | Serial Data Input |
| 4 | $\mathrm{V}_{\text {SS }}$ | Ground |
| 5 | PA0 | Terminal A Connection For Pot 0 |
| 6 | PW0 | Wiper Connection For Pot 0 |
| 7 | PB0 | Terminal B Connection For Pot 0 |
| 8 | $V_{D D}$ | Power |
|  |  |  |
| MCP42XXX PINS |  |  |
| $\begin{aligned} & \text { PIN } \\ & \text { \# } \end{aligned}$ | NAME | FUNCTION |
| 1 | CS | Chip Select |
| 2 | SCK | Serial Clock |
| 3 | SI | Serial Data Input |
| 4 | $\mathrm{V}_{\text {SS }}$ | Ground |
| 5 | PB1 | Terminal B Connection For Pot 1 |
| 6 | PW1 | Wiper Connection For Pot 1 |
| 7 | PA1 | Terminal A Connection For Pot 1 |
| 8 | PAO | Terminal A Connection For Pot 0 |
| 9 | PW0 | Wiper Connection For Pot 0 |
| 10 | PB0 | Terminal B Connection For Pot 0 |
| 11 | $\overline{\mathrm{RS}}$ | Reset Input - |
| 12 | $\overline{\text { SHDN }}$ | Shutdown Input |
| 13 | SO | Data Out for Daisy Chaining |
| 14 | $V_{\text {DD }}$ | Power |

### 4.0 APPLICATIONS INFORMATION

The MCP41XXX/42XXX devices are 256 tap single and dual digital potentiometers that can be used in place of standard mechanical pots. Resistance values of $10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$ are available. As shown in Figure 4-1, each potentiometer is made up of a variable resistor and an 8 -bit (256 position) data register that determines the wiper position. There is a nominal wiper resistance of $52 \Omega$ for the $10 \mathrm{k} \Omega$ version and $125 \Omega$ for the $50 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$ versions. For the dual devices, the channel to channel matching variation is less than $1 \%$. The resistance between the wiper and either of the resistor endpoints varies linearly according to the value stored in the data register. Code 00 h effectively con-
nects the wiper to the B terminal. At power up, all data registers will automatically be loaded with the midscale value, $80 h$. The serial interface provides the means for loading data into the shift register which is then transferred to the data registers. The serial interface also provides the means to place individual potentiometers in the shutdown mode for maximum power savings. The $\overline{\text { SHDN }}$ pin can also be used to put all potentiometers in shutdown mode and the $\overline{\mathrm{RS}}$ pin is provided to set all potentiometers to mid-scale, 80 h .


Figure 4-1: Block diagram showing the MCP42XXX dual digital potentiometer. Data register 0 and data register 1 are 8-bit registers allowing 256 tap positions for each wiper. Standard SPI pins are used with the addition of the Shutdown $(S H D N)$ and Reset $(\overline{R S})$ pins. As shown, reset affects the data register and wipers, bringing them to midscale. Shutdown disconnects the A terminal and connects the wiper to B, without changing the state of the data registers.


When laying out the circuit for your digital potentiometer, bypass capacitors should be used. These capacitors should be placed as close as possible to the device pin. A bypass capacitor value of $0.1 \mu \mathrm{~F}$ is recommended. Digital and analog traces should be separated as much as possible on the board, and no traces should run underneath the device or the bypass capacitor. Extra precautions should be taken to keep traces with high frequency signals (such as clock lines) as far as possible from analog traces. Use of an analog ground plane is recommended in order to keep the ground potential the same for all devices on the board.

### 4.1 Modes of Operation

Digital potentiometer applications can be divided up into two categories: rheostat mode and potentiometer or voltage divider mode.

### 4.1.1 RHEOSTAT MODE

In the rheostat mode, the potentiometer is used as a two terminal resistive element. The unused terminal should be tied to the wiper as shown in Figure 4-2. Note that reversing the polarity of the A and B terminals


Figure 4-3: $\quad$ Three terminal or voltage divider mode
In this configuration, the ratio of the internal resistances define the temperature coefficient of the device. The resistor matching of the $R_{W B}$ resistor to the $R_{A B}$ resistor performs with a typical temperature coefficient of 1 $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ (measured at code 80 h ). At lower codes, the wiper resistance temperature coefficient will dominate. Figure 2-3 shows the effect of the wiper. Above the lower codes, this figure shows that $70 \%$ of the states will typically have a temperature coefficient of less than $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C} .30 \%$ of the states will typically have a ppm/ ${ }^{\circ} \mathrm{C}$ of less than 1.

### 4.2 Typical Applications

4.2.1 PROGRAMMABLE SINGLE ENDED AMPLIFIERS

Potentiometers are often used to adjust system reference levels or gain. Programmable gain circuits using digital potentiometers can be realized in a number of different ways. An example of a single supply inverting gain amplifier is shown in Figure 4-4. Due to the high input impedance of the amplifier, the wiper resistance is not included in the transfer function. For a single supply non-inverting gain configuration, the circuit in Figure 4-5 can be used.


Figure 4-4: $\quad$ Single supply programmable inverting gain amplifier using a digital potentiometer.


Figure 4-5: Single Supply Programmable Noninverting gain amplifier
In order for these circuits to work properly, care must be taken in a few areas. For linear operation, the analog input and output signals must be in the range of Vss to $V_{D D}$ for the potentiometer and input and output rails of the op-amp. The circuit in Figure 4-4 requires a virtual ground or reference input to the non-inverting input of the amplifier. Refer to Application Note AN682, "Using Single Supply Operational Amplifiers in Embedded Systems" for more detail. At power up or reset ( $\overline{\mathrm{RS})}$, the resistance is set to mid-scale and $\mathrm{R}_{\mathrm{A}}$ and $R_{B}$ match. Based on the transfer function for the circuit, the gain is $-1 \mathrm{~V} / \mathrm{V}$. As the code is increased and the wiper moves towards the A terminal and the gain increases. Conversely, when the wiper is moved towards the B terminal, the gain decreases. Figure 4-6 shows this relationship. Notice the pseudo-logarithmic gain around decimal code 128. As the wiper
approaches either terminal, the step size in the gain calculation increases dramatically. Due to the mismatched ratio of $R_{A}$ and $R_{B}$ at the extreme high and low codes, small increments in wiper position can dramatically affect the gain. As shown in Figure 4-3, recommended gains lie between 0.1 and $10 \mathrm{~V} / \mathrm{V}$.


Figure 4-6: Gain vs. Code for inverting and differential amplifier circuits.

### 4.2.2 PROGRAMMABLE DIFFERENTIAL AMPLIFIER

An example of a differential input amplifier using digital potentiometers is shown in Figure 4-7. For the transfer function to hold, both pots must be programmed to the same code. The resistor matching from channel-tochannel within a dual device can be used as an advantage in this circuit. This circuit will also show stable operation over temperature due to the low potentiometer temperature coefficient. Figure 4-6 also shows the relationship between gain and code for this circuit. As the wiper approaches either terminal, the step size in the gain calculation increases dramatically. This circuit is recommended for gains between 0.1 and $10 \mathrm{~V} / \mathrm{V}$.


Figure 4-7: Single Supply programmable differential amplifier using digital potentiometers.

### 4.2.3 PROGRAMMABLE OFFSET TRIM

For applications requiring only a programmable voltage reference, the circuit in Figure 4-8 can be used. This circuit shows the device used in the potentiometer mode along with two resistors and a buffered output. This creates a circuit with a linear relationship between voltage out and programmed code. Resistors R1 and R2 can be used to increase or decrease the output voltage step size. The potentiometer in this mode is stable over temperature. The operation of this circuit over temperature is shown in Figure 2-3. The worst performance over temperature will occur at the lower codes due to the dominating wiper resistance. R1 and R2 can also be used to affect the boundary voltages thereby eliminating the use of these lower codes.


Figure 4-8: By changing the values of R1 and R2, the voltage output resolution of this programmable voltage reference circuit is affected.

### 4.3 Calculating Resistances

When programming the digital potentiometer settings, the following equations can be used to calculate the resistances. Programming code 00h effectively brings the wiper to the B terminal, leaving only the wiper resistance. Programming higher codes will bring the wiper closer to the A terminal of the potentiometer. The equations in Figure 4-9 can be used to calculate the terminal resistances. Figure $4-10$ shows an example calculation using a $10 \mathrm{k} \Omega$ potentiometer.


Figure 4-9: Potentiometer resistances are a function of code. It should be noted that when using these equations for most feedback amplifier circuits (see Figure 4-4 and Figure 4-5), the wiper resistance can be omitted due to the high impedance input of the amplifier.


Figure 4-10: Example Resistance calculations.

### 5.0 SERIAL INTERFACE

Communications from the controller to the MCP41XXX/42XXX digital potentiometers is done using the SPI serial interface. This interface allows three commands:

1. Write a new value to the potentiometer data register(s).
2. Cause a channel to enter low power shutdown mode.
3. NOP (No Operation) command.

Executing any command is done by setting $\overline{\mathrm{CS}}$ low, and then clocking in a command byte followed by a data byte into the 16 -bit shift register. The command is executed when $\overline{\mathrm{CS}}$ is raised. Data is clocked in on the rising edge of clock and out the SO pin on the falling edge of the clock. See Figure 5-1. The device will track the number of clocks (rising edges) while $\overline{\mathrm{CS}}$ is low and will abort all commands if the number of clocks is not a multiple of 16 .

### 5.1 Command Byte

The first byte sent is always the command byte, followed by the data byte. The command byte contains two command select bits and two potentiometer select bits. Unused bits are don't care bits. The command select bits are summarized in Figure 5-2. The command select bits C1 and C0 (bits 4:5) of the command byte determine which command will be executed. If the command bits are both 0's or 1's, then a NOP command will be executed after all 16 bits have been loaded. This command is useful when using the daisychain configuration. When the command bits are 0,1 a write command will be executed with the 8 bits sent in the data byte. The data will be written to the potentiometer(s) determined by the potentiometer select bits. If the command bits are 1,0 then a shutdown command will be executed on the potentiometers determined by the potentiometer select bits.
For the MCP42XXX devices, the potentiometer select bits P1 and P0 (bits 0:1) determine which potentiometers are to be acted upon by the command. A corresponding one in the position signifies that the command for that potentiometer will get executed and a zero signifies that the command will not effect that potentiometer. See Figure 5-2.

### 5.2 Writing Data Into Data Registers

When new data is written into one or more of the potentiometer data registers, the write command is followed by the data byte for the new value. The command select bits C1, C0 are set to 0,1 . The potentiometer selection bits P 1 and P 0 allow new values to be written to potentiometer 0 , potentiometer 1 or both with a single command. A one for either P1 or P0 will cause the data to be written to the respective data register and a zero for P1 or P0 will cause no change. See Figure 5-2 for the command format summary.

### 5.3 Using The Shutdown Command

The shutdown command allows the user to put the application circuit into a power saving mode. In this mode, the A terminal is open circuited and the $B$ and $W$ terminals are shorted together. The command select bits C1, C0 are set to 1,0 . The potentiometer selection bits P1 and P0 allow each potentiometer to be shutdown independently. If either P1 or P0 are high, the respective potentiometer will enter shutdown mode. A zero for P1 or P0 will have no effect. The eight data bits following the command byte still need to be transmitted for the shutdown command but they are don't care bits. See Figure 5-2 for command format summary. Once a particular potentiometer has entered the shutdown mode, it will remain in this mode until:

- A new value is written to the potentiometer data register, provided that the $\overline{\text { SHDN }}$ pin is high. The device will remain in the shutdown mode until the rising edge of the $\overline{\mathrm{CS}}$ is detected, at which time the device will come out of shutdown mode and the new value will be written to the data register(s). If the $\overline{S H D N}$ pin is low when the new value is received, the registers will still be set to the new value, but the device will remain in shutdown mode. This scenario assumes that a valid command was received. If an invalid command was received, the command will be ignored and the device will remain in the shutdown mode.
It is also possible to use the hardware shutdown pin and reset pin to remove a device from software shutdown. To do this, a low pulse on the chip select line must first be sent. For multiple devices, sharing a single $\overline{\text { SHDN }}$ or RESET line, allows you to pick an individual device on that chain to remove from software shutdown mode. See Figure 1-3 for timing. With a preceding chip select pulse, either of these situations will also remove a device from software shutdown:
- A falling edge is seen on the $\overline{\mathrm{RS}}$ pin and held low for at least 150 ns , provided that the $\overline{\text { SHDN }}$ pin is high. If the SHDN pin is low, the registers will still be set to mid-scale but the device will remain in shutdown mode. This condition assumes that $\overline{\mathrm{CS}}$ is high, as bringing the $\overline{\mathrm{RS}}$ pin low while $\overline{\mathrm{CS}}$ is low is an invalid state and results are indeterminate.


## MCP41XXX/42XXX

- A rising edge on the $\overline{\text { SHDN }}$ pin is seen after being low for at least 100 ns , provided that the $\overline{\mathrm{CS}}$ pin is high. Toggling the $\overline{\text { SHDN }}$ pin low while $\overline{\mathrm{CS}}$ is low is an invalid state and results are indeterminate.
- The device is powered down and back up.

Note: The hardware $\overline{\text { SHDN }}$ pin will always put the device in shutdown regardless of whether a potentiometer has already been put in the shutdown mode using the software command.


Figure 5-2: Command Byte Format

### 5.4 Daisy-Chain Configuration

Multiple MCP42XXX devices can be connected in a daisy-chain configuration as shown in Figure 5-4, by connecting the SO pin from one device to the SI pin on the next device. The data on the SO pin is the output of the 16 -bit shift register. The daisy-chain configuration allows the system designer to communicate with several devices without using a separate $\overline{\mathrm{CS}}$ line for each device. The example shows a daisy chain configuration with three devices, although any number of devices (with or without the same resistor values) can be configured this way. While it is not possible to use a MCP41XXX at the beginning or middle of a daisy-chain because it does not provide the serial data out (SO) pin, it is possible to use the device at the end of a chain. As shown in the timing diagram in Figure 5-3, data will be clocked out of the SO pin on the falling edge of the clock. The SO pin has a CMOS push-pull output and will drive low when $\overline{\mathrm{CS}}$ goes high. SO will not go to a high impedance state when $\overline{\mathrm{CS}}$ is held high.
When using the daisy-chain configuration, the maximum clock speed possible is reduced to $\sim 5.8 \mathrm{MHz}$ because of the propagation delay of the data coming


Figure 5-3: Timing Diagram for Daisy-Chain Configuration

When using the daisy-chain configuration, keep in mind that the shift register of each device is automatically loaded with zeros whenever a command is executed ( $\overline{\mathrm{CS}}=$ high). Because of this, the first 16 bits that come out of the SO pin after the $\overline{\mathrm{CS}}$ line goes low will always be zeros. This means that when the first command is being loaded into a device, it will always shift a NOP command into the next device on the chain because the command bits (and all the other bits) will be zeros. This feature makes it necessary only to send command and data bytes to the device farthest down the chain that needs a new command. For example, if there were three devices on the chain and it was desired to send a command to the device in the middle, only 32 bytes of data need to be transmitted. The last device on the chain will have a NOP loaded from the previous device so no registers will be affected when the $\overline{\mathrm{CS}}$ pin is raised to execute the command. The user must always ensure that multiples of 16 clocks are always provided (while $\overline{\mathrm{CS}}$ is low) as all commands will abort if the number of clocks provided is not a multiple of 16.



Figure 5-4: Daisy-Chain Configuration

### 5.5 Reset $(\overline{\mathrm{RS}})$ Pin Operation

The Reset pin $(\overline{\mathrm{RS}})$ will automatically set all potentiometer data latches to mid scale (Code 80h) when pulled low (provided that the pin is held low at least 150ns and $\overline{\mathrm{CS}}$ is high). The reset will execute regardless of the position of the SCK, SHDN and SI pins. It is possible to toggle $\overline{\mathrm{RS}}$ low and back high while SHDN is low. In this case, the potentiometer registers will reset to mid-scale but the potentiometer will remain in shutdown mode until the $\overline{\mathrm{SHDN}} \mathrm{pin}$ is raised.
$\begin{aligned} & \text { Note: } \begin{array}{l}\text { Bringing the } \overline{\mathrm{RS}} \text { pin low while the } \overline{\mathrm{CS}} \text { pin is } \\ \text { low constitutes an invalid operating state } \\ \text { and will result in indeterminate results } \\ \text { when } \overline{\mathrm{RS}} \text { and/or } \overline{\mathrm{CS}} \text { are brought high. }\end{array} \\ & \mathbf{5 . 6} \quad \text { Shutdown ( } \overline{\text { SHDN }} \text { ) Pin Operation }\end{aligned}$ (
When held low, the shutdown pin causes the application circuit to go into a power saving mode by open circuiting the A terminal and shorting the B and W terminals for all potentiometers. Data register contents are not affected by entering shutdown mode, i.e., when the SHDN pin is raised, the data register contents are the same as before the shutdown mode was entered. While in shutdown mode, it is still possible to clock in new values for the data registers as well as togging the $\overline{\mathrm{RS}}$ pin to cause all data registers to go to mid-scale. The new values will take affect when the SHDN pin is raised.
If the device is powered up with the $\overline{\text { SHDN }}$ pin held low, it will power up in the shutdown mode with the data registers set to mid-scale.

Note: Bringing the $\overline{\mathrm{SHDN}}$ pin low while the $\overline{\mathrm{CS}}$ pin is low constitutes an invalid operating state and will result in indeterminate results when $\overline{\mathrm{SHDN}}$ and/or $\overline{\mathrm{CS}}$ are brought high.

### 5.7 Power-up Considerations

When the device is powered on, the data registers will be set to mid-scale (80h). A power-on reset circuit is utilized to insure that the device powers up in this known state.

Table 5-1 Truth Table for Logic Inputs

| SCK | $\overline{\mathbf{C S}}$ | $\overline{\mathbf{R S}}$ | $\overline{\text { SHDN }}$ | Action |
| :---: | :---: | :---: | :---: | :--- |
| X | $\downarrow$ | H | H | Communication is initiated with <br> device. Device comes out of <br> standby mode. |
| L | L | H | H | No action, device is waiting for <br> data to be clocked into shift reg- <br> ister or $\overline{\text { CS }}$ to go high to exe- <br> cute command. |
| $\uparrow$ | L | H | X | Shift one bit into shift register. <br> The shift register can be loaded <br> while the SHDN pin is low. |
| $\downarrow$ | L | H | X | Shitt one bit out of shift register <br> on the SO pin. The SO pin is <br> active while the $\overline{\text { SHDN pin is }}$ <br> low. |
| X | $\uparrow$ | H | H | Based on command bits, either <br> las | load data from shift register into data latches or execute shutdown command. Neither command executed unless multiples of 16 clocks have been entered while $\overline{\mathrm{CS}}$ is low. SO pin goes to a logic low. Static Operation

All data registers set and latched to code 80 h . All data registers set and latched to code 80 h . Device is in hardware shutdown mode and will remain in this mode. All potentiometers put into hardware shutdown mode; terminal $A$ is open and $W$ is shorted to $B$ All potentiometers exit hardometers will also exit software shutdown mode if this rising edge occurs after a low pulse on $\overline{\mathrm{CS}}$. Contents of data latches


ELECTRONIC

## MCP41XXX/42XXX

### 5.8 Using the MCP41XXX/42XXX in SPI <br> Mode 1,1

It is possible to operate the devices in SPI modes 0,0 and 1,1 . The only difference between these two modes is that when using mode 1,1 the clock idles in the high state and in mode 0,0 the clock idles in the low state. In both modes, data is clocked into the devices on the rising edge of SCK and data is clocked out the SO pin after the falling edge of SCK. Operations using mode 0,0 are shown in Figure 5-1. The example in Figure $5-5$ shows mode 1,1.


Figure 5-5: $\quad$ Timing Diagram for SPI Mode 1,1 Operation


### 6.0 PACKAGING INFORMATION

### 6.1 Package Marking Information

8-Lead PDIP (300 mil)


* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev\#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.


## MCP41XXX/42XXX

8-Lead Plastic Dual In-line (P) - $\mathbf{3 0 0}$ mil (PDIP)



## MCP41XXX/42XXX

## 14-Lead Plastic Dual In-line (P) - 300 mil (PDIP)



## 14-Lead Plastic Small Outline (SL) - Narrow, 150 mil (SOIC)




## ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.
The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

## Connecting to the Microchip Internet Web Site

## Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and 1-480-792-7302 for the rest of the world.

000815
The Microchip web site is available by using your favorite Internet browser to attach to:

## www.microchip.com

The file transfer site is available by using an FTP service to connect to:
ftp://ftp.microchip.com
The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

Trademarks: The Microchip name, logo, PIC, PICmicro,

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings

PICSTART, PICMASTER, PRO MATE and MPLAB are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. FlexROM, microID and fuzzyLAB are trademarks and SQTP is a service mark of Microchip in the U.S.A.
All other trademarks mentioned herein are the property of their respective companies.

- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- Listing of seminars and events


## MCP41XXX/42XXX

## READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-7578.
Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

3. Do you find the organization of this data sheet easy to follow? If not, why?
$\qquad$

5. What deletions from the data sheet could be made without affecting the overall usefuiness?

6. Is there any incorrect or misleading information (what and where)?
$\qquad$
7. How would you improve this document?
$\qquad$
8. How would you improve our software, systems, and silicon products?

## MCP41XXX/42XXX PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.


## Sales and Support

## Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office (see last page)
2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
3. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required). Please specify which device, revision of silicon and Data Sheet (include Literature \#) you are using.

## New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.


Microchip

## Worldwide Sales and Service

## AMERICAS

## Corporate Office

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200 Fax: 480-792-7277
Technical Support: 480-792-7627
Web Address: http://www.microchip.com

## Rocky Mountain

2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7966 Fax: 480-792-7456

## Atlanta

500 Sugar Mill Road, Suite 200B
Atlanta, GA 30350
Tel: 770-640-0034 Fax: 770-640-0307

## Boston

2 Lan Drive, Suite 120
Westford, MA 01886
Tel: 978-692-3838 Fax: 978-692-3821

## Chicago

333 Pierce Road, Suite 180
Itasca, IL 60143
Tel: 630-285-0071 Fax: 630-285-0075

## Dallas

4570 Westgrove Drive, Suite 160
Addison, TX 75001
Tel: 972-818-7423 Fax: 972-818-2924

## Dayton

Two Prestige Place, Suite 130
Miamisburg, OH 45342
Tel: 937-291-1654 Fax: 937-291-9175

## Detroit

Tri-Atria Office Building
32255 Northwestern Highway, Suite 190
Farmington Hills, MI 48334
Tel: 248-538-2250 Fax: 248-538-2260

## Los Angeles

18201 Von Karman, Suite 1090
Irvine, CA 92612
Tel: 949-263-1888 Fax: 949-263-1338
New York
150 Motor Parkway, Suite 202
Hauppauge, NY 11788
Tel: 631-273-5305 Fax: 631-273-5335

## San Jose

Microchip Technology Inc
2107 North First Street, Suite 590
San Jose, CA 95131
Tel: 408-436-7950 Fax: 408-436-7955

## Toronto

6285 Northam Drive, Suite 108
Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

## ASIA/PACIFIC

## China - Beijing

Microchip Technology Beijing Office
Unit 915
New China Hong Kong Manhattan Bldg.
No. 6 Chaoyangmen Beidajie
Beijing, 100027, No. China
Tel: 86-10-85282100 Fax: 86-10-85282104
China - Shanghai
Microchip Technology Shanghai Office
Room 701, Bldg. B
Far East International Plaza
No. 317 Xian Xia Road
Shanghai, 200051
Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

## Hong Kong

Microchip Asia Pacific
RM 2101, Tower 2, Metroplaza
223 Hing Fong Road
Kwai Fong, N.T., Hong Kong
Tel: 852-2401-1200 Fax: 852-2401-3431
India
Microchip Technology Inc.
India Liaison Office
Divyasree Chambers
1 Floor, Wing A (A3/A4)
No. 11, O'Shaugnessey Road
Bangalore, 560 025, India
Tel: 91-80-2290061 Fax: 91-80-2290062
Japan
Microchip Technology Intl. Inc.
Benex S-1 6F
3-18-20, Shinyokohama
Kohoku-Ku, Yokohama-shi
Kanagawa, 222-0033, Japan
Tel: 81-45-471-6166 Fax: 81-45-471-6122

## Korea

Microchip Technology Korea
168-1, Youngbo Bldg. 3 Floor
Samsung-Dong, Kangnam-Ku
Seoul, Korea
Tel: 82-2-554-7200 Fax: 82-2-558-5934

## ASIA/PACIFIC (continued)

## Singapore

Microchip Technology Singapore Pte Ltd
200 Middle Road
\#07-02 Prime Centre
Singapore, 188980
Tel: 65-334-8870 Fax: 65-334-8850
Taiwan
Microchip Technology Taiwan
11F-3, No. 207
Tung Hua North Road
Taipei, 105, Taiwan
Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

## EUROPE

## Denmark

Microchip Technology Denmark ApS
Regus Business Centre
Lautrup hoj 1-3
Ballerup DK-2750 Denmark
Tel: 4544209895 Fax: 4544209910

## France

Arizona Microchip Technology SARL
Parc d'Activite du Moulin de Massy
43 Rue du Saule Trapu
Batiment A - ler Etage
91300 Massy, France
Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

## Germany

Arizona Microchip Technology GmbH
Gustav-Heinemann Ring 125
D-81739 Munich, Germany
Tel: 49-89-627-144 0 Fax: 49-89-627-144-44
Italy
Arizona Microchip Technology SRL
Centro Direzionale Colleoni
Palazzo Taurus 1 V. Le Colleoni 1
20041 Agrate Brianza
Milan, Italy
Tel: 39-039-65791-1 Fax: 39-039-6899883
United Kingdom
Arizona Microchip Technology Ltd. 505 Eskdale Road
Winnersh Triangle
Wokingham
Berkshire, England RG41 5TU
Tel: 441189215869 Fax: 44-118 921-5820


Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999.
The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro ${ }^{\oplus}$ 8-bit MCUs, KEELOQ ${ }^{\oplus}$ code hopping devices, Serial EEPROMs and microperipheral products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.


[^0]:    Note 1: $\mathrm{V}_{\mathrm{AB}}=\mathrm{V}_{\mathrm{DD}}$, no connection on wiper
    2: Rheostat position non linearity R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance

